Friday, April 23, 2010

Timing Analysis - Part 2

What is Dynamic Timing Analysis?.

Dynamic timing analysis uses simulation vectors to verify that the circuit computes accurate results from a given input without any timing violations. The problem is that the simulation vectors cannot guarantee the 100% coverage. Dynamic timing simulation is still preferred for non-synchronous logic style. As a rule, however, only dynamic timing verification tools support glitch detection and race conditions, since these are inherently dynamic events.

Advantages:
  • More Accurate than Static Timing Analysis.
  • Uses the same test stimulus as Logic Simulation.
  • Evaluates worst-case timing using both minimum and maximum delay.
  • Best Method to Analyze the Asynchronous Circuits.
  • Does not report false errors.

Limitations:
  • Requires an exhaustive set of input test vectors.
  • It is not path oriented.
  • Slow when compared to STA as it checks the functionality of the design.
  • It requires functional behavioral models.
  • Requires more memory and CPU resources than STA.

.

No comments:

Post a Comment